IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Public	XDIOTE®	Conferences Careers/Jobs Welcome United States Patent and Trademark Of		
Help FAQ Terms IE Review Welcome to IEEE Xplore - Home - What Can I Access? - Log-out	Your search matched 19 of 93 A maximum of 19 results are of	# 2 V Se		
Tables of Contents - Journals & Magazines - Conference	Search Again Results: Journal or Magazine = JNL C	Search Again		
Proceedings Standards Search By Author Basic Advanced	1 A 0.54 μm ² self-aligned, HSG floating gate cell (SAHF cell) for 25 flash memories Shirai, H.; Kubota, T.; Honma, I.; Watanabe, H.; Ono, H.; Okazawa, T.; Electron Devices Meeting, 1995., International, 10-13 Dec 1995 Page(s): 653-656			
Member Services - Join IEEE - Establish IEEE Web Account - Access the	2 An advanced techr storage electrodes Watanabe, H.; Tatsum	nique for fabricating hemispherical-grained (HSG): ni, T.; Ikarashi, T.; Sakai, A.; Aoto, N.; Kikkawa, T.; Transactions on , Volume: 42 Issue: 2 , Feb 1995		
Digital Library ☐ Print Format	Page(s): 295 -300 [Abstract] [PDF Full-]	Text (740 KB)] IEEE JNL ained LPCVD-polysilicon films in use for MEMS appli		

Suzuki, K.;

Solid State Sensors and Actuators, 1997. TRANSDUCERS '97 Chicago., 1997 International Conference on , Volume: 1 , 16-19 Jun 1997 Page(s): 253 -256 vol.1

[Abstract] [PDF Full-Text (508 KB)] IEEE CNF

4 Hemispherical grained Si formati n on in-situ phosphorus doped amorphous-Si electrode for 256 Mb DRAM's capacitor

Watanabe, H.; Tatsumi, T.; Ohnishi, S.; Kitajima, H.; Honma, I.; Ikarashi, T.; H.;

Electron Devices, IEEE Transactions on , Volume: 42 Issue: 7 , Jul 1995

Page(s): 1247 -1254

[Abstract] [PDF Full-Text (600 KB)] IEEE JNL

5 A new cylindrical capacitor using hemispherical grained Si (HSG-Si) f 256Mb DRAMs

Watanabe, H.; Tatsumi, T.; Ohnishi, S.; Hamada, T.; Honma, I.; Kikkawa, T.; Electron Devices Meeting, 1992. Technical Digest., International, 13-16 Dec 1 Page(s): 259 -262

[Abstract] [PDF Full-Text (328 KB)] IEEE CNF

6 Micro villus patterning (MVP) technology for 256 Mb DRAM stack cell Ahn, J.H.; Park, Y.W.; Shin, J.H.; Kim, S.T.; Shim, S.P.; Nam, S.W.; Park, W.N. H.B.; Choi, C.S.; Kim, K.T.; Chin, D.; Kwon, O.H.; Hwang, C.G.; VLSI Technology, 1992. Digest of Technical Papers. 1992 Symposium on , 2-4 1992

Page(s): 12 -13

[Abstract] [PDF Full-Text (192 KB)] IEEE CNF

7 Low-temperature metal/ON/HSG-cylinder capacitor process for high density embedded DRAMs

Yamamoto, I.; Honma, I.; Yamamoto, T.; Urabe, K.; Inoue, K.; Takaishi, Y.; Y.; Tokunaga, K.; Kubota, R.; Hamada, M.; Kato, Y.;

VLSI Technology, 1999. Digest of Technical Papers. 1999 Symposium on , 1999 Page(s): 157 -158

[Abstract] [PDF Full-Text (156 KB)] IEEE CNF

8 Embedded trench DRAMs for sub-0.10 μm generation by using hemispherical-grain technique and LOCOS collar process

Saida, S.; Sato, T.; Sato, M.; Kito, M.; Semiconductor Manufacturing, 2000. Proceedings of ISSM 2000. The Ninth International Symposium on , 2000 Page(s): 177 -180

[Abstract] [PDF Full-Text (429 KB)] IEEE CNF

9 Raman spectroscopy, high pressure phosphine anneal, and the electr properties of the DRAM capacitor Sawaya, S.;

Advanced Semiconductor Manufacturing Conference, 2001 IEEE/SEMI , 2001 Page(s): 95

[Abstract] [PDF Full-Text (32 KB)] IEEE CNF

10 Embedded trench DRAMs for sub-0.10-μm generation by using hemispherical-grain technique and LOCOS collar process

Saida, S.; Sato, T.; Sato, M.; Kito, M.;

Semiconductor Manufacturing, IEEE Transactions on , Volume: 14 Issue: 3 , Au Page(s): 196 -201

[Abstract] [PDF Full-Text (140 KB)] IEEE JNL

11 A capacitor-over-bit-line (COB) cell with a hemispherical-grain stora node for 64 Mb DRAMs

Sakao, M.; Kasai, N.; Ishijima, T.; Ikawa, E.; Watanabe, H.; Terada, K.; Kikka Electron Devices Meeting, 1990. Technical Digest., International, 9-12 Dec 1999 Page(s): 655-658

[Abstract] [PDF Full-Text (448 KB)] IEEE CNF

12 A Split-Level Diagonal Bit-line (SLDB) stacked capacitor cell for 256 DRAMs

Hamada, T.; Tanabe, N.; Watanabe, H.; Takeuchi, K.; Kasai, N.; Hada, H.; Shi K.; Tokashiki, K.; Nakajima, K.; Hirasawa, S.; Ikawa, E.; Saeki, T.; Kakehashi, Ohya, S.; Kunio, T.;

Electron Devices Meeting, 1992. Technical Digest., International, 13-16 Dec 1' Page(s): 799 -802

[Abstract] [PDF Full-Text (364 KB)] IEEE CNF

13 Selective etching technology of in-situ P doped poly-Si (SEDOP) for density DRAM capacitors

Woo, S.H.; Lim, C.; Lee, W.G.; Park, Y.J.; Kim, J.C.; Choi, S.H.; VLSI Technology, 1994. Digest of Technical Papers. 1994 Symposium on , 7-9 1994

Page(s): 25 -26

[Abstract] [PDF Full-Text (172 KB)] IEEE CNF

14 1G DRAM cell with diagonal bit-line (DBL) configuration and edge operation MOS (EOS) FET

Shibahara, K.; Mori, H.; Ohnishi, S.; Oikawa, R.; Nakajima, K.; Kojima, Y.; Yaı H.; Itoh, K.; Kamiyama, S.; Watanabe, H.; Hamada, T.; Koyama, K.;

Electron Devices Meeting, 1994. Technical Digest., International, 11-14 Dec 1 Page(s): 639 -642

[Abstract] [PDF Full-Text (336 KB)] IEEE CNF

15 DRAM technology trend

Teng, C.W.;

VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical P. 1995 International Symposium on , 31 May-2 Jun 1995

Page(s): 295 -299

[Abstract] [PDF Full-Text (336 KB)] **IEEE CNF**

1 <u>2 [Next]</u>

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved